

Comparison circuit for analog/digital converter

The invention pertains to a comparison circuit for an analog/digital converter. The comparison circuit
5 comprises a network of comparators each comparing an analog voltage to be converted with a reference voltage. The analog voltage to be converted generally arises from a sample-and-hold module allowing the whole assembly of comparators of the network to receive the
10 same analog voltage at the moment at which they perform the comparison with the reference voltage.

The reference voltages received by the comparators are distributed over a range in which the analog voltage
15 can vary. The distribution is generally uniform over the range and it is for example obtained by means of a network of resistors, all of like value and linked in series between the terminals of a source of supply voltage of the comparator. There are substantially as
20 many resistors as comparators. The reference voltages are then tapped off at the various inter-resistor junction points.

Each comparator comprises two outputs, one direct and
25 the other inverse. The voltages present on its outputs are dependent on the potential difference between the analog voltage and the reference voltage received by the comparator concerned. Figure 1 represents three curves showing the variation in the voltage present on
30 the direct output O_{n-1} , O_n and O_{n+1} as a function of the analog voltage V , for three comparators C of rank $n-1$, n and $n+1$ in the network of comparators. These three comparators receive respectively reference voltages $V_{ref\ n-1}$, $V_{ref\ n}$ and $V_{ref\ n+1}$. The comparators
35 receive reference voltages similar in their distribution over the range.

For a given comparator, for example the comparator of rank n , if its response were perfect, the voltage O_n

present on its direct output ought to be zero when the analog voltage V is equal to the reference voltage V_n . However, the response of the comparators is not perfect and a voltage mismatch, termed the offset voltage, is noted between the reference voltage $V_{ref\ n}$ and the analog voltage V causing a zero voltage O_n on the direct output of the comparator of rank n . In practice it is noted that each comparator C has its own offset voltage independent of that of the other comparators. In Figure 1, the comparator C of rank $n-1$ has an offset voltage $Offset\ n-1$, the comparator C of rank n has an offset voltage $Offset\ n$ and the comparator C of rank $n+1$ has an offset voltage $Offset\ n+1$. The offset voltages may be negative or positive. Their values are randomly distributed for the various comparators of an analog/digital converter. These offset voltages impair the accuracy of the converter and it is noted that they tend to increase when the size of the electronic component on which the converter is made is reduced. Additionally, the resolution LSB of an analog digital converter may be expressed by the mismatch in the analog voltage modifying the value of a low-order bit at the output of the converter. The LSB resolution is expressed as follows:

$$LSB = \frac{V_{peak/peak}}{2^n}$$

where $V_{peak/peak}$ represents the maximum amplitude of the analog voltage that the converter can convert, and where n is the number of comparators in the network. If the resolution LSB is less than three times the offset voltage, there is a loss of linearity of the converter and the low-order bit is no longer meaningful.

The aim of the invention is to reduce the effects of these offset voltages by averaging them over

neighboring converters. This reduction makes it possible to improve the resolution of the converter.

Accordingly, the subject of the invention is a
5 comparison circuit for an analog/digital converter comprising a network of comparators each comparing an analog voltage to be converted with a reference voltage, the reference voltages being distributed over a range in which the analog voltage can vary, each
10 comparator comprising a direct output and an inverse output, characterized in that each output, direct or inverse, is linked to the input of a voltage follower, the outputs of each voltage follower being connected either to inputs of a first network of resistors
15 delivering at its outputs, mean voltages that are the average of those present on direct outputs of the comparators receiving reference voltages similar in their distribution over the range, or to inputs of a second network of resistors delivering at its outputs,
20 mean voltages that are the averages of those present on inverse outputs of comparators receiving reference voltages similar in their distribution over the range.

The invention will be better understood and other
25 advantages will become apparent on reading the detailed description of an embodiment given by way of example and illustrated by the appended drawing in which

Figure 1 represents several curves showing the
30 variation of the voltage present on the direct outputs of comparators as a function of the analog voltage V which is applied to it; this figure has already been commented on above;

35 Figure 2 represents a comparison circuit comprising several networks of resistors making it possible to carry out the averaging of voltages of direct outputs of several neighboring comparators.

Figure 2 represents a comparison circuit 1 comprising a network of comparators each comparing an analog voltage V to be converted with a reference voltage. In Figure 2, three comparators C_{n-1} , C_n and C_{n+1} have been represented, n representing their rank in the network of comparators. Each comparator comprises two inputs and the analog voltage V is present on one of these inputs. The other input receives a reference voltage specific to each comparator C . The three comparators C_{n-1} , C_n and C_{n+1} respectively receive reference voltages $V_{ref\ n-1}$, $V_{ref\ n}$ and $V_{ref\ n+1}$ obtained by means of a network of resistors R , all linked in series between the terminals of a source of supply voltage V_{cc} of the comparator. Each comparator C_{n-1} , C_n or C_{n+1} comprises two outputs, one direct, respectively O_{n-1} , O_n or O_{n+1} , the other inverse respectively $\overline{O_{n-1}}$, $\overline{O_n}$ or $\overline{O_{n+1}}$. The voltages present on its outputs are dependent on the potential difference between the analog voltage V and the reference voltage $V_{ref\ n-1}$, $V_{ref\ n}$ or $V_{ref\ n+1}$ received by the comparator C concerned. The voltages present on the outputs of the various comparators C vary, for example, as represented in Figure 1. For a given comparator C , the voltage present on the inverse output \overline{O} is equal to the voltage symmetric to the voltage present on its direct output O with respect to a mean voltage which it delivers.

Each output, direct O_{n-1} , O_n or O_{n+1} or inverse $\overline{O_{n-1}}$, $\overline{O_n}$ or $\overline{O_{n+1}}$, is linked to the input of a voltage follower A . Each voltage follower A delivers a voltage equal to the voltage present on that output of the comparator to which it is linked and has a very low output impedance.

The outputs of each voltage follower A are connected either to an input of a first network 2 of resistors delivering at its outputs O'_{n-1} , O'_n and O'_{n+1} , mean voltages that are the average of those present on the direct outputs of the comparators C_{n-1} , C_n and C_{n+1} , or

to an input of a second network of resistors delivering at its outputs $\overline{O'n-1}$, $\overline{O'n}$ and $\overline{O'n+1}$, mean voltages that are the average of those present on the inverse outputs of the comparators C_{n-1} , C_n and C_{n+1} . So as not
5 to overburden Figure 2 only the first network 2 of resistors has been represented. Advantageously the two networks of resistors have the same structure.

Advantageously, each network of resistors comprises a
10 first series assembly of two identical pairs of two identical resistors in series, R_1 , R_2 , on the one hand, R_3 , R_4 on the other hand, and a second series assembly of two identical pairs of two identical resistors in series R_5 , R_6 on the one hand, R_7 , R_8 on the other
15 hand. The inputs of the network of resistors are constituted by the ends and the midpoint of the first series assembly, and the outputs of the network of resistors are constituted by the ends and the midpoint of the second series assembly, the midpoint of the
20 first pair and of the second pair of resistors of the first assembly are connected respectively to the midpoint of the first pair and of the second pair of the second assembly. This structure of network of resistors is repeated so as to be able to link up to
25 the outputs of all the comparators C and thus provide as many outputs O' of the network of resistors as outputs O of the comparators C .

The transfer function of the output $O'n$ of the first
30 network 2 can then be expressed in the following manner:

$$O'n = \frac{\frac{O_n + O_{n+1}}{2} + \frac{O_n + O_{n-1}}{2}}{2}$$

35 The first two networks of resistors make it possible to reduce the statistical error due to the various offset voltages of the comparators. More precisely, it is

possible to determine the standard deviation σ of the offset voltages of the assembly of comparators C of the network. It is possible, with the aid of the transfer function of the first resistor network to determine an
5 equivalent standard deviation σ' of the comparators as seen from the outputs of the first network 2 of resistors. The equivalent standard deviation σ' may be expressed in the following manner:

10
$$\sigma' = \sigma \sqrt{\frac{3}{8}} \approx 0.6\sigma$$

This reduction in the effect of the offset voltage of the comparators makes it possible practically to improve the resolution by a low-order bit.

15 The combination of the voltage followers A with the network of resistors makes it possible not to lose gain at the output of the network of resistors with respect to the output of the network of comparators. In the
20 absence of a voltage follower A, the reduction in the effect of the offset voltage of the comparators would be lower.

Advantageously the outputs $O'n-1$, $O'n$ and $O'n+1$ of the
25 first network 2 of resistors are connected, by way of voltage followers A, to inputs of a third network 3 of resistors delivering to its outputs $O''n-1$, $O''n$ and $O''n+1$ mean voltages that are the average of those present on neighboring inputs of the third network of
30 resistors. Likewise, the outputs $O'n-1$, $O'n$ and $O'n+1$ of the second network of resistors are connected, by way of voltage followers A, to inputs of a fourth network of resistors delivering at its outputs $O''n-1$, $O''n$ or $O''n+1$, mean voltages that are the average of
35 those present on neighboring inputs of the fourth network of resistors. As before, so as not to overburden Figure 2, the fourth network of resistors is not represented. Advantageously, the four networks of

resistors have the same structure. The transfer function of the output O''_n of the second network 3 of resistors can be expressed in the following manner:

$$O''_n = \frac{\frac{O'_n + O'_{n+1}}{2} + \frac{O'_n + O'_{n-1}}{2}}{2}$$

As before, an equivalent standard deviation σ'' can be expressed in the following manner:

$$\sigma'' = \sigma' \sqrt{\frac{3}{8}} = \sigma \sqrt{\frac{3}{8}} \times \sqrt{\frac{3}{8}} \approx 0.36\sigma$$

An appreciable decrease in the effect of the offset voltage of the comparators C can be seen here, this decrease being obtained with the aid of the second stage of network of resistors. The voltage followers A connected between the two networks of resistors avoid any loss of gain. The invention could be generalized by chaining together other networks of resistors, decorrelated from the previous networks by means of voltage followers, downstream of the two described here. Nevertheless, this chaining appreciably increases the number of components present on a substrate on which the analog digital converter is made.

The invention can be implemented in respect of a comparison circuit architecture comprising comparators all working in parallel. This architecture is well known in the literature by the name "flash". The invention may also be implemented in respect of a so-called "folding" comparison circuit architecture comprising a smaller number of comparators working in parallel. These comparators are then used several times over the range. This architecture is well known in the literature.